

## Notice of References Cited

Application/Control No. 09/697,305	Reexamination	Applicant(s)/Patent Under Reexamination YOSHIDA ET AL.		
Examiner	Art Unit			
Joseph D. Torres	2133	Page 1 of 1		

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-4,204,633	05-1980	Goel, Prabhakar	714/738
	В	US-5,587,930	12-1996	Hori et al.	702/185
	С	US-5,414,716	05-1995	Bershteyn, Mikhail	714/738
	D	US-5,737,340	04-1998	Tamarapalli et al.	714/733
	Ε	US-5,544,308	08-1996	Giordano et al.	714/26
	F	US-			
	G	US-	!		
	н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ruiz, G.; Mitchell, J.; Buron, A.; Switch-level fault detection and diagnosis environment for MOS digital circuits using spectral techniques; IEE Proceedings E [see also Computers and Digital Techniques, IEE Proceedings-] Computers and Digital Techniques,
_	٧	Mahlstedt, U.; Alt, J.; Hollenbeck, I.; Deterministic test generation for non-classical faults on the gate level; Proceedings of the Fourth Asian Test Symposium, 23-24 Nov 1995, Page(s): 244 –251
	w	Smith, D.T.; Johnson, B.W.; Profeta, J.A., III; System dependability evaluation via a fault list generation algorithm; IEEE Transactions on Computers, Volume: 45 Issue: 8, Aug 1996, Page(s): 974 –979
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

